2.5V/3.3V TWO INPUT, 1GHz LVTTL/CMOS-TO-LVPECL 1:4 FANOUT BUFFER/ TRANSLATOR WITH 2:1 INPUT MUX

Precision Edge® SY89834U

FEATURES

- Selects between two LVTTL/CMOS inputs and provides 4 LVPECL output copies
- Guaranteed AC performance over temperature and voltage:
 - DC-to >1.0GHz throughput
 - <500ps propagation delay (IN-to-Q)
 - < 20ps within-device skew
 - < 225ps rise/fall time
- Ultra-low jitter design:
 - < 1ps_{RMS} cycle-to-cycle jitter
 - < 1ps_{RMS} random jitter
 - < 10ps_{PP} deterministic jitter
 - < 10ps_{pp} total jitter (clock)
- Low voltage 2.5V and 3.3V supply operation
- 100K LVPECL outputs
- Industrial temperature range: -40°C to +85°C
- Includes a 2:1 MUX select input
- Accepts single-ended TTL/CMOS inputs and provides four LVPECL outputs
- Available in 16-pin (3mm × 3mm) MLFTM package

Precision Edge®

DESCRIPTION

The SY89834U is a high-speed, 1GHz LVTTL/CMOS-to-LVPECL fanout buffer/translator optimized for high-speed ultra-low skew applications. The input stage is designed to accept two single-ended LVTTL/CMOS compatible signals that feed into a 2:1 MUX. The selected input is translated and distributed as four differential 100K LVPECL outputs. Within device skew is guaranteed to be less than 20ps over supply voltage and temperature.


The single-ended input buffers accept TTL/CMOS logic levels. The internal threshold of the buffers is defined as $V_{\rm CC}/2$.

The SY89834U is a part of Micrel's high-speed Precision Edge[®] family. For applications that require a different I/O combination, consult Micrel's website at: www.micrel.com, and choose from a comprehensive product line of high-speed, low-skew fanout buffers, translators and clock generators.

APPLICATIONS


- Processor clock distribution/translation
- SONET clock distribution/translation
- **■** Fibre Channel clock distribution/translation
- Gigabit Ethernet clock distribution/translation
- Single-ended ASIC-to-differential communication IC signal translation

FUNCTIONAL BLOCK DIAGRAM



Precision Edge is a registered trademark of Micrel, Inc. MicroLeadFrame and MLF are trademarks of Amkor Technology, Inc.

PACKAGE/ORDERING INFORMATION



16-Pin MLF™ (MLF-16)

Ordering Information⁽¹⁾

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY89834UMI	MLF-16	Industrial	834U	Sn-Pb
SY89834UMITR ⁽²⁾	MLF-16	Industrial	834U	Sn-Pb
SY89834UMG ⁽³⁾	MLF-16	Industrial	834U with Pb-Free bar line indicator	NiPdAu Pb-Free
SY89834UMGTR ^(2, 3)	MLF-16	Industrial	834U with Pb-Free bar line indicator	NiPdAu Pb-Free

Notes:

- 1. Contact factory for die availability. Dice are guaranteed at T_A = 25°C, DC Electricals only.
- 2. Tape and Reel.
- 3. Pb-Free package is recommended for new designs.

PIN DESCRIPTION

Pin Number	Pin Name	Pin Function	
15, 16 1, 2, 3, 4, 5, 6	Q0, /Q0 Q1, /Q1 Q2, /Q2 Q3, /Q3	Differential 100K LVPECL Outputs: These LVPECL outputs are the precision, low skew copies of the inputs. Please refer to the "Truth Table" section for details. Unused output pairs may be left open. Terminate wtih 50Ω to V_{CC} –2V. See "Output Termination Recommendations" section for more details.	
8	EN	This single-ended TTL/CMOS-compatible input functions as a synchronous output enable. The synchronous enable ensures that enable/disable will only occur when the outputs are in a logic LOW state. Note that this input is internally connected to a $25k\Omega$ pull-up resistor and will default to logic HIGH state (enabled) if left open.	
12, 9	IN1 IN2	Single-ended TTL/CMOS-compatible inputs to the device. These inputs are internally connect to a $25k\Omega$ pull-up resistor and will default to logic HIGH state if left open. The input threshold $V_{CC}/2$.	
10	NC	No connect. Not internally connected.	
11	SEL	TTL/CMOS Compatible Select Input for signals IN1 and IN2. The input threshold is $V_{CC}/2$. HIGH at the SEL input selects signal IN1. LOW at the SEL input selects signal IN2. SEL includes a 25k Ω pull-up resistor. The default state is HIGH when left floating.	
13	GND	Ground. GND pins and exposed pad must be connected to the most negative potential of the device ground.	
7, 14	VCC	Positive Power Supply: Bypass with $0.1\mu F//0.01\mu F$ low ESR capacitors and place as close to each VCC pin as possible.	

TRUTH TABLE

IN1	IN2	EN	SEL	Q0-Q3	/Q0-Q3
0	Х	1	1	0	1
1	Х	1	1	1	0
Х	0	1	0	0	1
Х	1	1	0	1	0
Х	Х	0	Х	0 ⁽¹⁾	0 ⁽¹⁾

Note:

1. On next negative transition of the input signal (IN).

Absolute Maximum Ratings(1)

LVPECL Output Current (I _{OUT}) Continuous	Supply Voltage (V _{CC}) –0.5V to +4.0V
Continuous 50mA Surge 100mA Input Current (IN1, IN2) ±50mA Lead Temperature (Soldering, 20sec.), 260°C	Input Voltage (V _{IN})0.5V to V _{CC} +0.3V
Continuous 50mA Surge 100mA Input Current (IN1, IN2) ±50mA Lead Temperature (Soldering, 20sec.), 260°C	LVPECL Output Current (I _{OUT})
Input Current (IN1, IN2)±50mA Lead Temperature (Soldering, 20sec.),	Continuous50mA
Lead Temperature (Soldering, 20sec.), 260°C	Surge100mA
	Input Current (IN1, IN2)±50mA
Storage Temperature (T _o) = -65°C to +150°C	Lead Temperature (Soldering, 20sec.), 260°C
Ctorago romporatoro (15) minimini co o to 1100 o	Storage Temperature (T _S)65°C to +150°C

Operating Ratings⁽²⁾

Supply Voltage Range	
	+3.0V to +3.6V
Ambient Temperature (T _A)	40°C to +85°C
Package Thermal Resistance ⁽³⁾	
$MLF^{\mathsf{TM}}\left(\theta_{JA}\right)$	
Still-Air	60°C/W
$MLF^{\mathsf{TM}}\left(\psi_{JB}\right)$	
Junction-to-Board	32°C/W

DC ELECTRICAL CHARACTERISTICS(4)

 $T_A = -40$ °C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{CC}	Power Supply		2.375 3.0		2.625 3.6	V V
I _{CC}	Power Supply Current	No load, max. V _{CC} .		50	75	mA

LVTTL/CMOS INPUTS DC ELECTRICAL CHARACTERISTICS(4)

 V_{CC} = 2.5V ±5% or V_{CC} = 3.3V ±10%; T_A = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V_{IH}	Input HIGH Voltage		2.0			V
V_{IL}	Input LOW Voltage				0.8	V
I _{IH}	Input HIGH Current	I _{IH} @ V _{IN} = 2.7V	-125		30	μΑ
I _{IL}	Input LOW Current		-125			μА

(100KEP) LVPECL OUTPUTS DC ELECTRICAL CHARACTERISTICS(4)

 V_{CC} = 2.5V ±5% or V_{CC} = 3.3V ±10% , R_L = 50 Ω to V_{CC} -2V; T_A = -40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
V _{OH}	Output HIGH Voltage		V _{CC} -1.145	V _{CC} -1.020	V _{CC} -0.895	V
V_{OL}	Output LOW Voltage		V _{CC} -1.945	V _{CC} -1.820	V _{CC} -1.695	V
V _{OUT}	Output Voltage Swing	See Figures 2a.	550	800	1050	mV
V _{DIFF_OUT}	Differential Output Voltage Swing	See Figures 2b.	1100	1600	2100	mV

Notes:

- Permanent device damage may occur if absolute maximum ratings are exceeded. This is a stress rating only and functional operation is not implied
 at conditions other than those detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended
 periods may affect device reliability.
- 2. The data sheet limits are not guaranteed if the device is operated beyond the operating ratings.
- Junction-to-board resistance assumes exposed pad is soldered (or equivalent) to the device's most negative potential on the PCB. θ_{JA} and Ψ_{JB} values are determined for a 4-layer board in still-air, unless otherwise stated.
- 4. The circuit is designed to meet the DC specifications shown in the above table after thermal equilibrium has been established.

AC ELECTRICAL CHARACTERISTICS(5)

 V_{CC} = 2.5V ±5% or V_{CC} = 3.3V ±10% , R_L = 50 Ω to V_{CC} –2V; T_A = –40°C to +85°C, unless otherwise stated.

Symbol	Parameter	Condition	Min	Тур	Max	Units
f _{MAX}	Maximum Frequency	Input t _r / t _f ≥ 350ps	1.0			GHz
t _{pd}	Propagation Delay IN-to-Q	Note 6	200	320	500	ps
t _{SW}	Switchover Time SEL-to-Q		200	320	500	ps
t _{SKEW}	Within-Device Skew	Note 7		5	20	ps
	Part-to-Part Skew	Note 8			300	ps
t _{JITTER}	Data Random Jitter (RJ) Deterministic Jitter (DJ)	Note 9 Note 10			1 10	ps _{RMS}
	Clock Cycle-to-Cycle Jitter Total Jitter (TJ)	Note 11 Note 12			1 10	ps _{RMS}
DC	Duty Cycle	Input t _r /t _f ≥ 350ps, Note 13	45	50	55	%
t _S	Set-Up Time EN to IN1, IN	Note 14 and Note 15	300			ps
t _H	Hold Time EN to IN1, IN	Note 14 and Note 15	500			ps
t _r , t _f	Output Rise/Fall Times (20% to 80%)		70	140	225	ps

Notes:

- 5. High-frequency AC parameters are guaranteed by design and characterization.
- V_{IH} = 2.0V, V_{IL} = 0.8V, 50% duty cycle. Delay measured at 100MHz from the crossing of the input signal with V_{CC}/2 as the crossing of the differential output signal. See Figure 1.
- 7. Within device skew is measured between two different outputs under identical input transitions.
- 8. Part-to-part skew is defined for two parts with identical power supply voltages at the same temperature and no skew at the edges at the respective inputs.
- Random jitter is measured with a K28.7 pattern, measured at ≤f_{MAX}.
- 10. Deterministic jitter is measured at 2.5Gbps with both K28.5 and 2²³–1 PRBS pattern.
- 11. Cycle-to-cycle jitter definition: The variation period between adjacent cycles over a random sample of adjacent cycle pairs. $T_{\text{JITTER CC}} = T_n T_{n+1}$, where T is the time between rising edges of the output signal.
- 12. Total jitter definition: with an ideal clock input frequency of ≤ f_{MAX} (device), no more than one output edge in 10¹² output edges will deviate by more than the specified peak-to-peak jitter value.
- 13. If t_r/t_f is less than 350ps, the duty cycle distortion will increase beyond the duty cycle limits.
- 14. Set-up and hold times apply to synchronous applications that intend to enable/disable before the next clock cycle. For asynchronous applications set-up and hold times do not apply.
- 15. See "Timing Diagrams," Figure 1a.

TIMING DIAGRAMS




Figure 1a. Timing Diagram (EN, IN1, IN2)




Figure 1b. Timing Diagram (SEL)

SINGLE-ENDED AND DIFFERENTIAL SWINGS




Figure 2a. Single-Ended Swing






Figure 2b. Differential Swing

TYPICAL OPERATING CHARACTERISTICS

 V_{CC} = 3.3V, GND = 0V, R_L = 50 Ω to V_{cc} =2V; T_A = 25°C, unless otherwise stated.






FUNCTIONAL CHARACTERISTICS


 $\rm V_{CC}$ = 3.3V, GND = 0V, $\rm R_L$ = 50Ω to $\rm V_{cc}$ –2V, $\rm T_A$ = 25°C, unless otherwise stated.

155MHz Output




TIME (1ns/div.)

622MHz Output



TIME (321.9ps/div.)

1GHz Output



TIME (200ps/div.)

DIFFERENTIAL INPUT




Figure 3. Simplified TTL/CMOS Input Buffer

RELATED PRODUCTS AND SUPPORT DOCUMENTATION

Part Number Function		Data Sheet Link		
SY89830U	2.5V/3.3V/5V 2.5GHz 1:4 PECL/ECL Clock Driver with 2:1 Differential Input Mux	http://www.micrel.com/product-info/products/sy89830u.shtml		
SY89831U Ultra-Precision 1:4 LVPECL Fanout Buffer/ Translator with Internal Termination		http://www.micrel.com/product-info/products/sy89831u.shtml		
SY89832U	2.5V Ultra-Precision 1:4 LVDS Fanout Buffer/ Translator with Internal Termination	http://www.micrel.com/product-info/products/sy89832u.shtml		
SY89833U 3.3V Ultra-Precision 1:4 LVDS Fanout Buffer/ Translator with Internal Termination		http://www.micrel.com/product-info/products/sy89833u.shtml		
	16-MLF™ Manufacturing Guidelines Exposed Pad Application Note	http://www.amkor.com/products/notes-papers/ MLF-appnote-0301.pdf		
HBW Solutions New Products + Termination App Note		http://www.micrel.com/product-info/as/solutions.shtml		

TERMINATION RECOMMENDATIONS




Figure 4a. Parallel Termination-Thevenin Equivalent

Note:

1. For +2.5V systems: R1 = 250Ω , R2 = 62.5Ω For +3.3V systems: R1 = 130Ω , R2 = 82Ω




Figure 4b. Three-Resistor "Y-Termination"

Notes:

- 1. Power-saving alternative to Thevenin termination.
- 2. Place termination resistors as close to destination inputs as possible.
- 3. R_b resistor sets the DC bias voltage, equal to V_t . For +3.3V systems $R_b = 50\Omega$. For +2.5V systems $R_b = 19\Omega$.






Figure 4c. Terminating Unused LVPECL I/O


Notes:

- 1. Unused output (/Q) must be terminated to balance the output.
- 2. For +2.5V systems: R1 = 250 Ω , R2 = 62.5 Ω , R3 = 1.25k Ω , R4 = 1.2k Ω .
- 2. Unused output pairs (Q and /Q) may be left floating.

16 LEAD EPAD *Micro*LeadFrame™ (MLF-16)








NOTE

- ALL DIMENSIONS ARE IN MILLIMETERS.

 MAX. PACKAGE WARPAGE IS 0.05 mm.

 MAXIMUM ALLOWABE BURRS IS 0.076 mm IN ALL DIRECTIONS.
 PIN #1 ID ON TOP WILL BE LASER/INK MARKED. 1. 2. 3.



PCB Thermal Consideration for 16-Pin MLF™ Package (Always solder, or equivalent, the exposed pad to the PCB.)

Package Notes:

- Note 1. Package meets Level 2 moisture sensitivity classification, and are shipped in dry-pack form.
- Exposed pads must be soldered to a ground for proper thermal management.

MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

TEL + 1 (408) 944-0800 FAX + 1 (408) 474-1000 WEB http://www.micrel.com

The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2005 Micrel, Incorporated.